

Building an ALU (Part 1):

Announcements:

Honor's section survey closing

CATME survey for discussion section


Lab 2 part 1 due Thursday

An Arithmetic Logic Unit (ALU) is the primary manipulator of state information in computers

Computer can do 2 things

1) Store state

2) Manipulate state (Combine arithmetic and logical operations into one unit)



233 in one slide!

Today we will introduce
how we use control bits
to manipulate data

- The class consists roughly of 4 quarters: (Bolded words are the big ideas of the course, pay attention when you hear these words)
 1. You will build a simple computer processor
Build and create **state** machines with **data, control,** and **indirection**
 2. You will learn how high-level language code executes on a processor
Time limitations create **dependencies** in the **state** of the processor
 3. You will learn why computers perform the way they do
Physical limitations require **locality** and **indirection** in how we access **state**
 4. You will learn about hardware mechanisms for parallelism
Locality, dependencies, and indirection on performance enhancing drugs
- We will have a SPIMbot contest!

Today's lecture

- We start building our computer!
 - We'll start with the arithmetic/logic unit (ALU)
- Adding single bits
 - Half Adders and Full Adder
- Multi-bit Arithmetic
 - Hierarchical design
 - Subtraction
- Building a Logic Unit
 - Multiplexors

The **computation** in a computer processor takes place in the **arithmetic logic unit (ALU)**

- Arithmetic Unit (AU) performs arithmetic operations
 - e.g., addition and subtraction
- Logic Unit (LU) performs bit-wise logical operations
 - e.g., AND, OR, NOR, XOR
- Typically these operations are performed on multi-bit words
 - The MIPS-subset processor we will build uses 32-bit words


Put 'em together and what do you get?

In Lab 3 you will build a 32-bit ALU with the above operations

Binary Addition Review

	1	1	1	0	0	Carries
		1	0	1	1	Augend
+		1	1	1	0	Addend
<hr/>						
	1	1	0	0	1	Sum

First bit position receives two input bits to produce two output bits




Two output bits: c = carry out
(from first column)

s = Sum

Specify the first bit position's behavior with a truth table


X	Y	C	S
0	0		
0	1		
1	0		
1	1		



This truth table specifies a circuit we call a **half adder**

- Adds two input bits to produce a sum and carry out.

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$$C = XY$$

$$S = X'Y + XY'$$


$$= X \oplus Y$$

XOR

- The carry-out bit has twice the magnitude of the sum bit


Second bit position receives **three** input bits to produce two output bits

- (and every subsequent position)



Still two output bits: $c = \text{carry out}$ (from first column) $s = \text{Sum}$

Remember the train module?



Specify the remaining bit positions' behaviors with a **truth table**

- Adding 3 bits together to get a two bit number

$$0 + 0 + 0 =$$

$$0 + 0 + 1 =$$

$$0 + 1 + 0 =$$

$$0 + 1 + 1 =$$

$$1 + 0 + 0 =$$

$$1 + 0 + 1 =$$

$$1 + 1 + 0 =$$


$$1 + 1 + 1 =$$

X	Y	C _{in}	C _{out}	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

This truth table specifies a circuit we call a **Full Adder**

- Adds three input bits to produce a sum and carry out.

$$S = X \oplus Y \oplus C_{in}$$
$$C_{out} = XY + (X \oplus Y)C_{in}$$




X	Y	C _{in}	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

We can use hierarchical design to build a full adder from a half adder

$$S = X \oplus Y \oplus C_{in}$$
$$C_{out} = XY + (X \oplus Y)C_{in}$$

Half Adder
Equations
 $C = XY$
 $S = X \oplus Y$




We can use hierarchical design to build multi-bit adders

- Recall our discussion about hierarchical design
 - (The stop lights to prevent train collisions...)*


$$\begin{array}{r} \text{CO } C_3 \quad C_2 \quad C_1 \quad CI \quad \text{Carries} \\ A_3 \quad A_2 \quad A_1 \quad A_0 \quad \text{Augend} \\ + \quad B_3 \quad B_2 \quad B_1 \quad B_0 \quad \text{Addend} \\ \hline S_3 \quad S_2 \quad S_1 \quad S_0 \quad \text{Sum} \end{array}$$

- Example: 4-bit adder



An example of 4-bit addition

- Let's try our initial example: A=1011 (eleven), B=1110 (fourteen).



What is the value of S1?

- a) 0
- b) 1

Implementing Subtraction



- Subtraction is technically negating the second input and then adding

$$A - B = A + (-B)$$

- Negating in 2's complement is inverting the bits and adding one

$$-B = \sim B + 1$$


- Substituting in:

$$A - B = A + (-B) =$$

- | | |
|----|--------------------|
| A: | $A - \sim B + 1$ |
| B: | $A + \sim B + 1$ |
| C: | $A - (\sim B + 1)$ |
| D: | $A + \sim B - 1$ |
| E: | none of the above |

Implementing Subtraction, cont.

- Let's try an example: A=0011 (three), B=1110 (negative 2).



What is the value of S3?

- a) 0
- b) 1


Use XOR gates to implement Addition + Subtraction in one circuit

- XOR gates let us selectively complement the B input.

$$X \oplus 0 = X \quad \text{Control bit} \quad X \oplus 1 = X'$$

Data bit

- When **Sub** = 0, $Y = B$ and $C_{in} = 0$. Result = $A + B + 0 = A + B$.
- When **Sub** = 1, $Y = \sim B$ and $C_{in} = 1$. Result = $A + \sim B + 1 = A - B$.



We conceptually distinguish two types of signal in hardware: Data and Control

- **Datapath**

- *These generally carry the numbers we're crunching*
- *E.g., the X and Y inputs and the output S*

- **Control**

- *These generally control how data flows and what operations are performed*
- *E.g., the SUB signal.*

Logical Operations

- In addition to ADD and SUBTRACT, we want our ALU to perform bit-wise AND, OR, NOR, and XOR.
- This should be straight forward.
 - We have gates that perform each of these operations.

X

Y


Selecting the desired logical operation

- We need a **control** signal to specify the desired operation:

- We'll call that signal R
- 4 operations means R is 2 bits

R_1	R_0	Output
0	0	$G_i = X_i Y_i$
0	1	$G_i = X_i + Y_i$
1	0	$G_i = (X_i + Y_i)'$
1	1	$G_i = X_i \oplus Y_i$

- We need a circuit to perform the selection:




Multiplexors use **control** bits to select **data**

- A multiplexor is a circuit that (logically) selects one of its **data** inputs to connect to its **data** output

- Consider a 2-to-1 multiplexor. It has:

- 2 **data** input bits (I_0, I_1)
- a 1-bit **control** input bit (S)
- 1 **data** output bit (Y)



S	Y
0	I_0
1	I_1

- The control input selects which data input is output:

$$Y = S' I_0 + S I_1$$

Multiplexors, cont.



- In general, a multiplexor (mux) has:

- 2^N data input bits ($I_0 - I_{2^N-1}$)
- an N -bit control input (S)
- 1 data output bit (Y)

- If $S = K$ then $Y = I_K$

A:	$S_1 S_0$
B:	$S_2 S_0$
C:	$S_1 S_0'$
D:	$S_2 S_0'$
E:	$S_1' S_0$


- Examples:

- 4-to-1 mux: 4 data input bits, 2-bit control input

- $Y = S_1' S_0' I_0 + S_1' S_0 I_1 + \text{_____} I_2 + S_1 S_0 I_3$

- 16-to-1 mux: 16 data input bits, 4-bit control input


Complete 1-bit Logic Unit



R_1	R_0	Output
0	0	$G_i = X_i Y_i$
0	1	$G_i = X_i + Y_i$
1	0	$G_i = (X_i + Y_i)'$
1	1	$G_i = X_i \oplus Y_i$


Mux Hierarchical Design (operand width)

- What if we want to mux 2 2bit numbers?



Mux Hierarchical Design (more inputs)

- How do we build a mux with 4 inputs?



A:	S₀
B:	S₁
C:	Either