

## Luis Francisco

---

CONTACT INFORMATION	Electrical and Computer Engineering Department North Carolina State University Raleigh, NC 27606	Phone: 978-201-7062 E-mail: lsfranci@ncsu.edu
QUALIFICATIONS	Open to new challenges. Self-learner, capable of working independently and under pressure with minimum supervision. Reliable, highly organized and responsible.	
RESEARCH INTERESTS	Machine Learning for Electronic Design, Digital IC Design, and Architectures for ML.	
EDUCATION	<b>North Carolina State University</b> , Raleigh, NC Ph.D. in Electrical Engineering, Fall 2017-Current <ul style="list-style-type: none"><li>Advisors: Dr. Paul Franzon</li></ul> <b>University of Puerto Rico at Mayaguez</b> , Mayaguez, PR M.S. in Electrical Engineering, Fall 2012 <ul style="list-style-type: none"><li>Topic: <i>Techniques for Spectral Discrimination of Noise Sources in Integrated MOSFETs</i></li><li>Advisor: Dr. Manuel Jiménez</li></ul> <b>Pontificia Universidad Católica Madre y Maestra</b> , Santiago, Dominican Republic B.S. in Electronic Engineering, 2007	
INDUSTRY EXPERIENCE	<b>Machine Learning Technical Engineer Intern</b> <i>Machine Learning for IC Physical Verification including short detection and computing resources management</i> Synopsys Inc, Raleigh NC	May 2019 - August 2019
	<b>Machine Learning for DFM Technologies Intern</b> <i>Apply Machine Learning to Design for Manufacturing problems including CMP and Lithography Hotspot Detection</i> GlobalFoundries, Santa Clara CA	May 2018 - August 2018
	<b>Digital Design Engineer</b> <i>Hardware design for Xilinx FPGA's and embedded Software design for Zynq SoC platform</i> Verluz LLC / Pacific Advance Technology, Mayaguez PR / Solvang CA	May 2016 to July 2017
	<b>Embedded Software and Hardware Designer</b> <i>Designer and developer of signal conditioning system, automation with Microcontrollers and solar tracker algorithms and motor controls.</i> Freelancer for company in Atlanta, GA	2010-2012
RESEARCH EXPERIENCE	<b>Research Assistant</b> NC State University - CAEML Group Topic: <i>Explore the feasibility of applying machine learning to the DRC problem, ASIC backend flow and PPA modeling</i> Supervisor: Dr. Paul Franzon	August 2017 - current

**Research Assistant** May 2016 to May 2017  
Puerto Rico at Mayaguez, Mayaguez PR  
Topic: *Algorithms for Computer Vision Using FPGAs*  
Supervisor: Dr. Manuel Toledo

**Research Associate** Sept 2012 to January 2016  
Research Program in Applied Electronics and Intelligent Systems  
Pontificia Universidad Católica madre y Maestra, Santiago Dominican Republic  
Major tasks: *Lead and collaborate in several projects in Power Electronics, Solar Energy and Remote Sensing. Supervise undergraduate research students.*

**Research Assistant** October 2009 to August 2012  
University of Puerto Rico at Mayaguez and Texas Instruments, Mayaguez PR  
Topic: *Noise Characterization and Automation Test for Integrated MOSFET's*  
Supervisor: Dr. Manuel Jiménez

- SELECTED SCHOOL PROJECTS
- **ASIC Design** of a two layers Convolutional Neural Network hardware. The design was implemented in Verilog RTL optimizing the delay area product.
  - **ASIC Verification** of LC3 pipelined instruction set microprocessor. Including a layered SystemVerilog testbench, functional coverage analysis, assertions, and code coverage.
  - **Computer Architecture:** Design and implement a simulator for a superscalar microprocessor. The simulator was written in C++ and included multiple floating point and integer execution units.
  - **Physical Design** on an ARM Cortex-M0 SoC. The back-end was completed using Synopsys tools, and the design was optimized for delay area product. flow on an ARM CORTEX-M0 SoC.
  - **FPGA hardware** accelerator to optimize real-time computer vision algorithms for object detection.

- RELEVANT SKILLS
- **Computer Programming:** C, C++, Python, Keras API, TensorFlow MATLAB, UNIX shell scripting, Assembly (x86, ARM, ASM for: MSP430, AVR, PIC and 8051 Microcontrollers) and Tcl Scripting.
  - **CAD:** Vivado, Vivado HLS, Quartus, Cadence and Synopsys Tools.
  - **HDL:** VHDL, Verilog and SystemVerilog.
  - **OS:** Linux, Embedded Linux, Petalinux, OS X and MS Windows.

- PUBLICATIONS
1. **L. Francisco**, R. Mao, U. Katakamsetty, P.Verma and R. Pack, "Multilayer CMP hotspot modeling through deep learning," 2019 SPIE Design-Process-Technology Co-optimization for Manufacturability XIII, San Jose, CA, 2019.
  2. **L. Francisco** and M. Jiménez, "Parametric Model Calibration and Measurement Extraction for LFN Using Virtual Instrumentation," 2013 14th IEEE Latin American Test Workshop - LATW, Cordoba, 2013, pp. 1-6.
  3. D. Soltero, **L. Francisco**, and E. Ortiz-Rivera, "Optimal Control for Buck Converter with PV module," in Center for Power Electronics Systems (CPES), 2010 Annual Conference, Blacksburg, VA, 2010.

OTHERS  
ACTIVITIES

- **Reviewer** for IEEE International Midwest Symposium on Circuit and Systems:  
IEEE MWSCAS 2017 Boston MA and IEEE MWSCAS 2018 Ontario Canada

SELECTED  
AWARDS AND  
HONORS

NC State University Provost's Doctoral Fellowship  
Electronic Engineer - Cum Laude

NCSU, 2017  
PUCMM, 2003

REFERENCES

Excellent references available upon request